Skip to content
View srinivemuri's full-sized avatar
💭
Hello!
💭
Hello!

Block or report srinivemuri

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Stars

6 stars written in C
Clear filter

SanDisk-Open-Source / riscv-fw-infrastructure

Firmware infrastructure, contain RTOS Abstraction Layer, demos and more...

C 52 13 Updated Nov 7, 2021

chipsalliance / espresso

C 36 14 Updated Jan 31, 2024

chipsalliance / riscv-fw-infrastructure

SDK Firmware infrastructure, contain RTOS Abstraction Layer, demos, SweRV Processor Support Package, and more ...

C 25 10 Updated Dec 9, 2021

SanDisk-Open-Source / riscv32-Code-density-test-bench

Density test bench for RISCV - "Compress extension"

C 12 9 Updated Jun 21, 2021

SanDisk-Open-Source / riscv-gnu-toolchain

Forked from riscv-collab/riscv-gnu-toolchain

GNU toolchain for RISC-V, including GCC

C 2 5 Updated Nov 21, 2021

Intensivate / chipyard

Forked from ucb-bar/chipyard

An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more

C 1 Updated Jul 22, 2020