Skip to content
View teobiton's full-sized avatar
🧙‍♂️
🧙‍♂️
  • France
  • 17:36 (UTC +01:00)

Block or report teobiton

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
teobiton/README.md

👋 I’m @teobiton, hardware design and verification engineer, currently pursuing a PhD in hardware security. I'm exporting most of my projetcs on GitHub.

💡 I am here to learn more about git and to use if for my projects.

💾 My favorite subjects are microarchitecture design, embedded system design, hardware security and cryptography. I like using innovative software in my projects.

📭 You can contact me by email at [email protected].

Pinned Loading

  1. cryptopen cryptopen Public

    Library of hardware accelerators for popular cryptographic hash functions in SystemVerilog

    Python 4

  2. cocotb cocotb Public

    Forked from cocotb/cocotb

    cocotb, a coroutine based cosimulation library for writing VHDL and Verilog testbenches in Python

    Python

  3. issue-tracking issue-tracking Public

    Command-line tool to track GitHub repositories issues and export them to csv.

    Rust

  4. antidotv antidotv Public

    An antidote to remove wildcard I/O instantiations from Verilog and SystemVerilog files.

    Python 1