Skip to content
View travislgrice's full-sized avatar

Block or report travislgrice

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. verilog-uart verilog-uart Public

    Forked from alexforencich/verilog-uart

    Verilog UART

    Verilog

  2. Quartus_Prime_Intro Quartus_Prime_Intro Public

    A tutorial from Intel Corporation that presents an introduction to the Quartus Prime CAD system. It gives a general overview of a typical CAD flow for designing circuits that are implemented by usi…

    Verilog