Skip to content
View yfleo's full-sized avatar
0 followers · 3 following

Block or report yfleo

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Stars

2 stars written in VHDL
Clear filter

texane / vpcie

implement PCIE devices using C or VHDL and test them against a QEMU virtualized architecture

VHDL 102 19 Updated Jun 23, 2018

magro732 / OpenRIO

Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.

VHDL 34 19 Updated Jun 8, 2017