Commits

Branch selector

 master

User selector

MatzeB

Datepicker

All time

Commit History

Commits on Jun 17, 2017

• RegScavenging: Add scavengeRegisterBackwards()

  Show description for cd03942
  MatzeB

  committed
  cd03942

  Copy full SHA for cd03942

Commits on Jun 16, 2017

• Revert "RegScavenging: Add scavengeRegisterBackwards()"

  Show description for bd1a266
  MatzeB

  committed
  bd1a266

  Copy full SHA for bd1a266

Commits on Jun 15, 2017

• UnitTests: Followup to 305519

  Show description for dcb4305
  MatzeB

  committed
  dcb4305

  Copy full SHA for dcb4305

• UnitTests: Replace some if(x)report_fatal_error() with EXPECT_TRUE(!x)

  Show description for 9b53419
  MatzeB

  committed
  9b53419

  Copy full SHA for 9b53419

• RegScavenging: Add scavengeRegisterBackwards()

  Show description for 02688b0
  MatzeB

  committed
  02688b0

  Copy full SHA for 02688b0

• docs/Phabricator: Better git examples to produce full context patches

  Show description for c82adde
  MatzeB

  committed
  c82adde

  Copy full SHA for c82adde

Commits on Jun 12, 2017

• SplitKit: Fix partially live subreg splitting

  Show description for c37ab5f
  MatzeB

  committed
  c37ab5f

  Copy full SHA for c37ab5f

Commits on Jun 8, 2017

• RegAllocPBQP: Do not assign reserved physical register

  Show description for 9b4cf76
  MatzeB

  committed
  9b4cf76

  Copy full SHA for 9b4cf76

Commits on Jun 6, 2017

• llc: Add ability to parse mir from stdin

  Show description for f632627
  MatzeB

  committed
  f632627

  Copy full SHA for f632627

• MIRPrinter: Avoid assert() when printing empty INLINEASM strings.

  Show description for ae5480d
  MatzeB

  committed
  ae5480d

  Copy full SHA for ae5480d

• UnitTests: Do not use assert() for error checking

  Show description for 5c0660f
  MatzeB

  committed
  5c0660f

  Copy full SHA for 5c0660f

• CodeGen: Refactor MIR parsing

  Show description for 2144c52
  MatzeB

  committed
  2144c52

  Copy full SHA for 2144c52

• llc: Create custom pass pipeline for .mir files; NFCI

  Show description for e6c9b7e
  MatzeB

  committed
  e6c9b7e

  Copy full SHA for e6c9b7e

• CodeGen/LLVMTargetMachine: Refactor ISel pass construction; NFCI

  Show description for 516023a
  MatzeB

  committed
  516023a

  Copy full SHA for 516023a

Commits on Jun 5, 2017

• Remove some #include from StackProtector.h; NFC

  Show description for 6764d46
  MatzeB

  committed
  6764d46

  Copy full SHA for 6764d46

Commits on Jun 3, 2017

• LiveRegUnits: Port recent LivePhysRegs bugfixes

  Show description for 70862df
  MatzeB

  committed
  70862df

  Copy full SHA for 70862df

Commits on Jun 2, 2017

• RegisterScavenging: Add ScavengerTest pass

  Show description for 3310b59
  MatzeB

  committed
  3310b59

  Copy full SHA for 3310b59

• InitializePasses: Sort initializer list (by ASCII)

  Show description for 95f9057
  MatzeB

  committed
  95f9057

  Copy full SHA for 95f9057

• RegisterScavenging: Move scavenging logic from PEI to RegisterScavenging; NFC

  Show description for 465de97
  MatzeB

  committed
  465de97

  Copy full SHA for 465de97

Commits on May 31, 2017

• ImplicitNullChecks: Clear kill/dead flags when moving instructions around

  Show description for 3728b43
  MatzeB

  committed
  3728b43

  Copy full SHA for 3728b43

• Try to fix buildbots

  Show description for 20537d7
  MatzeB

  committed
  20537d7

  Copy full SHA for 20537d7

• X86FloatingPoint: Fix livein lists

  Show description for 3a135cf
  MatzeB

  committed
  3a135cf

  Copy full SHA for 3a135cf

• X86FloatingPoint: Add some static assert, cleanup; NFC

  Show description for 5b7a2a2
  MatzeB

  committed
  5b7a2a2

  Copy full SHA for 5b7a2a2

• TargetMachine: Indicate whether machine verifier passes.

  Show description for 664dca2
  MatzeB

  committed
  664dca2

  Copy full SHA for 664dca2

• X86FrameLowering: No need to mark FP as live-in everywhere

  Show description for 6fbb8ed
  MatzeB

  committed
  6fbb8ed

  Copy full SHA for 6fbb8ed

• ARM: Fix cmpxchg O0 expansion

  Show description for 6ef5e10
  MatzeB

  committed
  6ef5e10

  Copy full SHA for 6ef5e10

• ARM: Do not add reserved registers to block livein lists; NFC

  Show description for 5cc8b82
  MatzeB

  committed
  5cc8b82

  Copy full SHA for 5cc8b82

Commits on May 30, 2017

• MachineInstr: Do not skip dead def operands when printing.

  Show description for cc67b03
  MatzeB

  committed
  cc67b03

  Copy full SHA for cc67b03

• TargetPassConfig: Keep a reference to an LLVMTargetMachine; NFC

  Show description for 7d0dde0
  MatzeB

  committed
  7d0dde0

  Copy full SHA for 7d0dde0

• ARM: Add missing flags to TBB_[JH]T pseudo instructions

  Show description for 4ef46c3
  MatzeB

  committed
  4ef46c3

  Copy full SHA for 4ef46c3

Commits on May 27, 2017

• AArch64/PEI: Do not add reserved regs to liveins

  Show description for 7b853c5
  MatzeB

  committed
  7b853c5

  Copy full SHA for 7b853c5

• ScheduleDAGInstrs: Fix fixupKills()

  Show description for 0248ff9
  MatzeB

  committed
  0248ff9

  Copy full SHA for 0248ff9

• BranchRelaxation: computeLiveIns() after creating new block

  Show description for c6a4b1a
  MatzeB

  committed
  c6a4b1a

  Copy full SHA for c6a4b1a

Commits on May 26, 2017

• AArch64: Fix cmpxchg O0 expansion

  Show description for abfdee4
  MatzeB

  committed
  abfdee4

  Copy full SHA for abfdee4

• LivePhysRegs: Rework constructor + documentation; NFC

  Show description for 5e26a02
  MatzeB

  committed
  5e26a02

  Copy full SHA for 5e26a02

Pagination

Previous

Next