Skip to content
View Kalclavia's full-sized avatar

Block or report Kalclavia

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
  • Vue Updated Dec 12, 2024
  • uYou+ is a modified version of uYou (made by @MiRO92) with additional features and mainly made for non jailbroken users!

    Logos Updated Sep 7, 2024
  • YouTube for iOS, supercharged with @dayanch96 YouTube Plus (ex. YTLite) and several other tweaks.

    Logos GNU General Public License v3.0 Updated Sep 7, 2024
  • YTLite Public

    Forked from dayanch96/YTLite

    A flexible enhancer for YouTube on iOS

    Logos Updated Sep 7, 2024
  • This project is an basic attack that uses packet spoofing to trick a local server to send data to an attacker. The client, server, and attacker are run in docker containers, and all code is located…

    C++ Updated Dec 30, 2023
  • Cpp-Shell Public

    A basic shell written in C++ for Unix-based operating systems. I wrote this as a study into using system calls in C++ to interact directly with the Unix operating system.

    C++ GNU General Public License v3.0 Updated Dec 30, 2023
  • Project to create a single-cycle processor in Verilog based on the ArmV8 ISA.

    Verilog Updated Dec 30, 2023
  • Project to create an informatics system for hospital patient data. I worked on this to study how to write system-level C++ code, including managing the filesystem, using pipes, writing into/reading…

    C++ Updated Dec 30, 2023
  • Repository for Verilog Projects I have completed in my ECEN-248 and ECEN-350 coursework. Each project is stored in its own subdirectory with all Verilog code, testbench files, and simulation result…

    Verilog Updated Dec 30, 2023