Skip to content
View atifhans's full-sized avatar

Block or report atifhans

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
16 results for source starred repositories
Clear filter

PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory techniques. Prototype on a RISC-V rocket chip system impleme…

62 10 Updated Dec 11, 2023

HWASim is a simulator for heterogeneous systems with CPUs and Hardware Accelerators (HWAs). It is released with the DASH memory scheduler paper that appeared at ACM TACO 2016: https://users.ece.cmu…

C# 17 3 Updated Jan 11, 2016

A Fast and Extensible DRAM Simulator, with built-in support for modeling many different DRAM technologies including DDRx, LPDDRx, GDDRx, WIOx, HBMx, and various academic proposals. Described in the…

C++ 618 214 Updated Aug 29, 2023

SystemVerilog extension for Visual Studio Code

JavaScript 12 2 Updated Dec 18, 2018

Generator Bootcamp Material: Learn Chisel the Right Way

Jupyter Notebook 1,018 287 Updated Sep 10, 2024

A High-performance Timing Analysis Tool for VLSI Systems

Verilog 590 152 Updated May 26, 2023

Verilog AXI stream components for FPGA implementation

Python 786 241 Updated Feb 27, 2025

A Powerful & Elegant vimrc

Vim Script 1 1 Updated Aug 8, 2017

Experiments with fixed function renderers and Chisel HDL

Scala 59 9 Updated Mar 31, 2019

Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel

Scala 210 36 Updated Jan 23, 2020

Rocket Chip Generator

Scala 3,375 1,152 Updated Mar 10, 2025

Verilog coding style examples

Verilog 3 1 Updated Jul 11, 2013

An open-source static random access memory (SRAM) compiler.

Python 876 216 Updated Nov 14, 2024

180+ Algorithm & Data Structure Problems using C++

C++ 5,985 1,332 Updated Feb 6, 2024

Simple but cute and helpful bash settings

Shell 150 79 Updated Jun 7, 2021

RTL, Cmodel, and testbench for NVDLA

Verilog 1,827 579 Updated Mar 2, 2022