Skip to content
View gongbingqing's full-sized avatar

Block or report gongbingqing

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. My_Opensource_AZPR_SOC My_Opensource_AZPR_SOC Public

    Forked from C-L-G/My_Opensource_AZPR_SOC

    根据最近看的一本书编写的对应RTL以及Testbench

    Verilog

  2. wujian100_open wujian100_open Public

    Forked from XUANTIE-RV/wujian100_open

    IC design and development should be faster,simpler and more reliable

    Verilog

  3. ARM9-compatible-soft-CPU-core ARM9-compatible-soft-CPU-core Public

    Forked from risclite/ARM9-compatible-soft-CPU-core

    This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone benchmark value: 1.2 DMIPS/MHz. It could be utilized in your F…

    Verilog

  4. riscv riscv Public

    Forked from ultraembedded/riscv

    RISC-V CPU Core (RV32IM)

    Verilog

  5. dma_ahb dma_ahb Public

    Forked from freecores/dma_ahb

    AHB DMA 32 / 64 bits

    Verilog

  6. AMBA_AXI_AHB_APB AMBA_AXI_AHB_APB Public

    Forked from adki/AMBA_AXI_AHB_APB

    AMBA bus lecture material

    Verilog