AXI Mini Direct Memory Access (verilog). Easy to use and embed.
- Mode: Normal
- Packet mode: Optional, TLAST - is not necessary
- Address Width: 32
- Data Width: 8, 16, 32
- Burst Length: 2, 4, 8, 16
- Microblaze Drivers
-
Notifications
You must be signed in to change notification settings - Fork 1
AXI Mini Direct Memory Access (verilog)
License
mcjtag/mdma
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
AXI Mini Direct Memory Access (verilog)
Resources
License
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published