Skip to content
View mcjtag's full-sized avatar

Block or report mcjtag

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. tcam tcam Public

    TCAM (Ternary Content-Addressable Memory) in Verilog

    Verilog 43 8

  2. eth_switch eth_switch Public

    Verilog Ethernet Switch (layer 2)

    Verilog 37 11

  3. bitonic_sorter bitonic_sorter Public

    Bitonic sorter (Batcher's sorting network) written in Verilog.

    Verilog 26 7

  4. axis-uart axis-uart Public

    AXI Stream UART (verilog)

    Tcl 11 2

  5. v8b10b v8b10b Public

    Verilog 8b10b encoder/decoder

    Verilog 7 5

  6. axis_usbd axis_usbd Public

    AXI-Stream USB 2.0 HS Device Bridge (Verilog)

    Verilog 5 6