Skip to content
View CHEN-Xinsheng's full-sized avatar
  • Tsinghua University
  • Beijing, China
  • 16:19 (UTC +08:00)

Block or report CHEN-Xinsheng

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. Generals Generals Public

    Implementation of "Generals" (a board game) on FPGA. Course project of "Digital Design" in Tsinghua University, 2023.

    Verilog

  2. cod23-grp19 cod23-grp19 Public

    A 32-bit 7-stage RISC-V pipeline CPU with traps, virtual memory, S privilege mode, cache, branch prediction and TLB. Supports VGA, flash and uCore (a simple OS). Course project of "Computer Organiz…

    SystemVerilog

  3. GifExplorer-backend GifExplorer-backend Public

    Backend of GIfExplorer, course project of "Software Engineering" (2023) in Tsinghua University, by "Nullptr" group.

    Python

  4. rsl_rl rsl_rl Public

    Forked from leggedrobotics/rsl_rl

    Fast and simple implementation of RL algorithms, designed to run fully on GPU.

    Python

  5. orbit orbit Public

    Forked from isaac-sim/IsaacLab

    Unified framework for robot learning built on NVIDIA Isaac Sim

    Python

  6. jittor jittor Public

    Forked from Jittor/jittor

    Jittor is a high-performance deep learning framework based on JIT compiling and meta-operators.

    Python