Skip to content
View CHEN-Xinsheng's full-sized avatar
  • Tsinghua University
  • Beijing, China
  • 17:49 (UTC +08:00)

Block or report CHEN-Xinsheng

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
  • JittorLLMs Public

    Forked from Jittor/JittorLLMs

    计图大模型推理库,具有高性能、配置要求低、中文支持好、可移植等特点

    Python Apache License 2.0 Updated Mar 5, 2025
  • jittor Public

    Forked from Jittor/jittor

    Jittor is a high-performance deep learning framework based on JIT compiling and meta-operators.

    Python Apache License 2.0 Updated Feb 20, 2025
  • OpenRLHF Public

    Forked from OpenRLHF/OpenRLHF

    An Easy-to-use, Scalable and High-performance RLHF Framework (70B+ PPO Full Tuning & Iterative DPO & LoRA & RingAttention)

    Python Apache License 2.0 Updated Jan 17, 2025
  • Reference implementation for DPO (Direct Preference Optimization)

    Python Apache License 2.0 Updated Aug 11, 2024
  • Backend of GIfExplorer, course project of "Software Engineering" (2023) in Tsinghua University, by "Nullptr" group.

    Python Updated Mar 10, 2024
  • cod23-grp19 Public

    A 32-bit 7-stage RISC-V pipeline CPU with traps, virtual memory, S privilege mode, cache, branch prediction and TLB. Supports VGA, flash and uCore (a simple OS). Course project of "Computer Organiz…

    SystemVerilog Updated Mar 4, 2024