A small, light weight, RISC CPU soft core
-
Updated
Nov 30, 2024 - Verilog
A small, light weight, RISC CPU soft core
Bus bridges and other odds and ends
Code generation tool for control and status registers
A simple, basic, formally verified UART controller
SD-Card controller, using either SPI, SDIO, or eMMC interfaces
A utility for Composing FPGA designs from Peripherals
Simple UART controller for FPGA written in VHDL
A wishbone controlled scope for FPGA's
Wishbone controlled I2C controllers
A collection of debugging busses developed and presented at zipcpu.com
A wishbone controlled FM transmitter hack
A System on a Chip Implementation for the XuLA2-LX25 board
RISC-V Ibex core with Wishbone B4 interface
Trying to learn Wishbone by implementing few master/slave devices
Um pequeno processador RISC-V de 32 bits desenvolvido com a linguagem de descrição VHDL.
A collection of formal properties for hardware buses, and cores using them.
Add a description, image, and links to the wishbone-bus topic page so that developers can more easily learn about it.
To associate your repository with the wishbone-bus topic, visit your repo's landing page and select "manage topics."